Welcome![Sign In][Sign Up]
Location:
Search - verilog sdram

Search list

[VHDL-FPGA-Verilogsdr sdram controller

Description: ALTERA sdram vhdl与verilog参考设计-Altera SDRAM VHDL and Verilog reference design
Platform: | Size: 2458624 | Author: 陈东平 | Hits:

[VHDL-FPGA-Verilogsdram

Description: sdram控制器 这里考虑将SDRAM控制器结合目前项目开展来做相应的模块,而不做SDRAM通用控制器,这样也是考虑了FPGA的器件资源而采取的措施。同时编写的逻辑简单,没有多余的逻辑资源有利于提高控制器的速度,满足最后的设计要求。-SDRAM controller here consider SDRAM controller current projects do the corresponding module, but not so common SDRAM controller, as well as consider the FPGA device resources and the measures taken. While the preparation of simple logic, the logic is no spare resources to improve the speed controller to meet the final design requirements.
Platform: | Size: 3072 | Author: 林博 | Hits:

[VHDL-FPGA-Verilogsdram_control_burst

Description: 精简的sdram读写控制器例子,适用于数据采集系统,verilog,只支持burst方式的读写-streamlined read and write SDRAM controller example, applied to the data acquisition system, Verilog. only supports burst mode read and write
Platform: | Size: 153600 | Author: 梁文锋 | Hits:

[Parallel Portmt48lc2m32b2

Description: the verilog model of sdram-mt48lc2m32b2 device.-the verilog model of sdram- mt48lc2m32b2 d evice.
Platform: | Size: 6144 | Author: nightyboy | Hits:

[VHDL-FPGA-Verilogsdr_c_trl_verilog

Description: SDRAM 控制器的Verilog代码 经过综合验证过的.无截压密码-SDRAM controller Verilog code comprehensive test after all. No cut-off pressure Password
Platform: | Size: 12288 | Author: 曹大壮 | Hits:

[VHDL-FPGA-Verilogsdram_verilog

Description: 这是使用VERILOG语言,基于MICRON公司的SDRAM开发的SDRAM接口逻辑-verilog This is the use of language, MICRON-based company's development of the SDRAM SDRAM interface logic
Platform: | Size: 414720 | Author: | Hits:

[VHDL-FPGA-VerilogCommandResponse

Description: verilog语言写的sdram控制器—命令响应模块代码,经过测试,逻辑正确,可编译,可综合-verilog language written sdram controller-order response to the code, tested, logically correct, compiler, integrated
Platform: | Size: 1024 | Author: hanjian | Hits:

[VHDL-FPGA-Verilogsdr_data_path

Description: SDRAM控制器Verilog员代码,数据链路模块,完成和顶层模块的数据交换-SDRAM controller member Verilog code, data link module, Top module completed and the data exchange
Platform: | Size: 2048 | Author: 陈建勇 | Hits:

[VHDL-FPGA-Verilogcontrol_interface

Description: SDRAM控制器Verilog员代码,控制接口模块,完成和顶层模块的控制命令的传递-SDRAM controller member Verilog code control interface module, Top module and complete the transfer of control orders
Platform: | Size: 3072 | Author: 陈建勇 | Hits:

[VHDL-FPGA-VerilogCommandinterface

Description: SDRAM控制器Verilog员代码,命令生成模块,完成SDRAM控制接口命令的生成-SDRAM controller member Verilog code, order generation module, SDRAM interface complete control orders Generation
Platform: | Size: 7168 | Author: 陈建勇 | Hits:

[VHDL-FPGA-VerilogSdram_Control_4Port

Description: ALTERA 的关于对SDRAM控制器操作的verilog相关程序,很不错绝对值得借鉴。-ALTERA on the operation of the SDRAM controller Verilog procedures, it is definitely worth a good draw.
Platform: | Size: 13312 | Author: 邹振兴 | Hits:

[VHDL-FPGA-VerilogSDR_4Mx16_HY57V641620HG_verilogl

Description: Hynix公司8M byte sdr sdram的verilog语言仿真实现。-Hynix company 8M byte sdr sdram realize the Verilog simulation language.
Platform: | Size: 105472 | Author: 张力 | Hits:

[MPIsdram_verilog_lattice

Description: 已经成功的FPGA 控制的SDRAM控制器代码.只要修改你需要的宽度就可以了.-FPGA has been successfully controlled by SDRAM controller code. As long as you need to modify the width of it.
Platform: | Size: 187392 | Author: chen qiming | Hits:

[ARM-PowerPC-ColdFire-MIPSmem_ctrl.tar

Description: verilog 写的 memory controller ,可以控制SDRAM SRAM NOR -written in Verilog memory controller, can control SDRAM SRAM NOR
Platform: | Size: 331776 | Author: youjia | Hits:

[VHDL-FPGA-Verilogsdram

Description: sdram controller.verilog
Platform: | Size: 13312 | Author: 刘志刚 | Hits:

[VHDL-FPGA-Verilognewsdram

Description: 8读8写SDRAM verilog 程序-8 Reading SDRAM verilog to write 8 procedures
Platform: | Size: 2091008 | Author: | Hits:

[VHDL-FPGA-VerilogVerilogSDRAMcontry

Description: 本文档是一个使用VERILOG语言所讨论的上SDRAM的基本原理!
Platform: | Size: 4096 | Author: JP | Hits:

[Software EngineeringDDR_SDRAM_controller_verilog

Description: DDR SRAM控制器的verilog完整设计文档(包含有完整的verilog源代码),-DDR SRAM controller complete Verilog design documents (including a complete Verilog source code),
Platform: | Size: 475136 | Author: lipengfei | Hits:

[VHDL-FPGA-VerilogDDR_SDRAM_verilog

Description: DDR(双速率)SDRAM控制器参考设计verilog代码,可以直接用的,很好的-DDR (double rate) SDRAM controller reference design Verilog code, can be directly used, very good
Platform: | Size: 752640 | Author: 宋珂 | Hits:

[VHDL-FPGA-Verilogref-sdr-sdram-verilog

Description: 标准SRD SDRAM控制器参考设计,altera提供 Verilog代码,带有使用手册,大家试试交流一下 -Standard SRD SDRAM controller reference design, altera provide Verilog code, with user manual, we try to exchange some
Platform: | Size: 776192 | Author: 费尔德 | Hits:
« 1 23 4 5 6 7 8 9 10 ... 16 »

CodeBus www.codebus.net